



Space Vector Modulation Based 31 Level Multi-Level Inverter for Nonlinear Loads

Naga Srinivas Nakka¹ | Baratam Haritha²

¹Assistant Professor, Dept of EEE, Sri Sivani College of Engineering, Srikakulam.

²PG Student, Dept of EEE, Sri Sivani College of Engineering, Srikakulam.

To Cite this Article

Naga Srinivas Nakka and Baratam Haritha. Space Vector Modulation Based 31 Level Multi-Level Inverter for Nonlinear Loads. *International Journal for Modern Trends in Science and Technology* 2021, 7, pp. 27-32. <https://doi.org/10.46501/IJMTST0711006>.

Article Info

Received: 12 October 2021; Accepted: 01 November 2021; Published: 04 November 2021

ABSTRACT

The proposed basic units are used as building blocks to form a cascaded multilevel inverter i.e. the new topology consists of cascaded basic units and it uses lower number of switching devices and gate driver circuits. The design of new topology consists of mainly two parameters: the number of cascaded basic units and the number of dc sources in each basic unit. These two parameters can be used to design the desired multilevel inverter based on the operational conditions. Therefore the new topology offers good flexibility in designing. To achieve better harmonic reduction and number of switch count a space vector modulation technique is chosen for controlling multilevel inverter. This proposed system is to be implement in MATLAB /SIMULINK and compare the results of proposed system with conventional 31-Level Multilevel Converter. The advantage of proposed new topology has reduces the number of switching components and improves the harmonics.

Keywords: Total harmonic distortion, Multi-Level Inverter, Flying capacitor, Induction Motor and PWM Technique.

INTRODUCTION

Multilevel inverters have found their place in medium-voltage high-power applications such as electric motor drives, flexible ac transmission systems and static VAR compensators. The desired multi-staircase output voltage is obtained by combining several dc voltage sources. Solar cells, fuel cells, batteries and ultra-capacitors are the most common independent sources used. Multilevel inverters generate stepped output voltage by a proper arrangement of power electronic switches and several dc voltage sources. As the number of output voltage levels increases, the output voltage becomes more identical to a sinusoidal waveform resulting in lower distortions. Multilevel inverters have some advantages in

comparison with the conventional two-level inverters including the use of low-voltage power electronic switches and improved output voltage quality. This results in the lower stress on the power electronic devices and lower losses.

Various circuit topologies are available for multilevel inverters. The conventional topologies are divided into three main types: the neutral point clamped (NPC), flying capacitor (FC) and cascaded H-bridge (CHB) multilevel inverters. The NPC multilevel inverters have the problem of balancing the voltage of capacitors for higher number of voltage levels. Also, they need considerable number of clamping diodes. Therefore this type of multilevel inverters is limited to three-level case. The FC multilevel

inverter and its derivative topology stacked multi cell multilevel inverter use FCs to produce the voltage levels. These inverters have the ability of self-balancing of the capacitors so that they can be extended to higher number of output voltage levels easier than the NPC inverters. However, the FC inverters need high number of FCs for higher number of output voltage levels. The CHB multilevel inverters do not need clamping diodes and FCs. However, they need multiple isolated dc voltage sources. CHB multilevel inverters can be divided to symmetric and asymmetric topologies from the view point of values of the dc voltage sources. In the symmetric topologies, the values of all of the dc voltage sources are equal. These topologies have good modularity and share the voltage stress on the switches in the same way. However, they need very high number of components as the number of voltage levels increases. On the other hand, in all of the asymmetric topologies (including the proposed topology), the switches experience different stress. However, they use extremely lower number of components for a specific number of voltage levels. In this, a new cascaded asymmetric multilevel inverter is proposed. Firstly, a basic unit is proposed for the asymmetric multilevel inverter and then k basic units are cascaded to form the proposed asymmetric multilevel inverter. The proposed topology uses lower number of power electronic switches and gate driver circuits. In the next section the proposed topology and the algorithm for determining the values of dc voltage sources are described and then a comparison is presented. The simulation and experimental results of a 31-level inverter based on the proposed topology are presented to verify the capabilities of the topology.

PROPOSED TOPOLOGY OF 31-LEVEL INVERTER

The proposed multilevel inverter uses series connected basic units. The Proposed basic unit for the multilevel inverter is shown in Fig.2.1. The basic unit is a combination of two parts which are connected to each other by two switches SP and SN. Each part of the basic unit consists of $n/2$ dc voltage sources, two unidirectional switches and $n/2 - 1$ bidirectional switches. Such a two-part arrangement for the basic unit allows increasing the number of voltage levels since dc voltage sources with different values can be used in the two parts. It is important to mention that generally in

the asymmetric condition the main aim is to maximize the number of voltage levels for a specific number of components. In all of the asymmetric topologies the modularity is lost and the switches do not share the operating voltage in the same manner. In other words, in all of the asymmetric topologies including the proposed topology, switches with different voltage ratings are required. The unidirectional switches consist of an insulated gate bipolar transistor (IGBT) and its anti-parallel diode. The bidirectional switches consist of two IGBTs and their anti-parallel diodes connected in common-emitter form. The bidirectional switches experience bidirectional blocking voltage depending on the different switching combinations. Considering that the basic unit is composed of two parts, it uses n dc voltage sources, $n - 2$ bidirectional switches and six unidirectional switches. It is notable that the value of the dc voltage sources in each part of the basic unit are the same but the value of the dc voltage sources of the two parts can be different to generate more output voltage levels. To obtain the maximum number of output voltage levels, V_2 should be equal to the sum of all of the dc voltage sources with the value of V_1 plus the value of one of them. In this way, there would be no redundant switching combination resulting in maximum number of voltage levels. Therefore the relation between the values of the dc voltage sources used in the two parts is as follows

$$V_2 = \frac{n}{2}V_1 + V_1 \quad \dots (1)$$

$$V_2 = \left(\frac{n}{2} + 1\right)V_1$$




Figure 1: Proposed basic unit for multilevel inverter

It is important to note that in the proposed basic unit, both positive and negative voltage levels can be generated. For the positive voltage levels the switch SP is turned on and for the negative voltage levels the switch SN is turned on. Table.1 indicates the switching

states of the proposed basic unit. Different output voltage levels can be generated according to this table. Although the proposed basic unit shown in Fig.1 uses bidirectional switches in addition to unidirectional switches, there are still some unidirectional switches that provide a path for current even if none of the switches are turned on. As the switches S_1, S_2, S_p and the switches S_{n+1}, S_{n+2}, S_n are unidirectional, their diodes can conduct the current so that the current path is not disconnected anyway. In practice this condition can occur in dead time between the switches. The dead time is time delay between the switching commands of the switches to avoid short circuit. However, in the proposed topology, as there is always a path for current no extra stress is on the switches.




Figure 2: Typical output and gate pulses of 31-level inverter

TABLE 1. Switching states of proposed thirty-one level inverter

S. No	Voltage Level	T ₁	T ₂	T ₃	T ₄	S ₁	S ₂	S ₃	S ₄	D ₁	D ₂	D ₃	D ₄
17	-1	0	1	0	1	1	0	0	1	0	1	0	0
18	-2	0	0	1	1	0	1	0	0	0	0	0	1
19	-3	0	1	0	1	0	1	0	1	0	1	0	1
20	-4	0	1	0	1	1	0	1	0	1	0	0	0
21	-5	0	1	0	1	1	0	0	1	1	0	0	0
22	-6	0	1	0	1	0	1	1	0	1	0	0	1
23	-7	0	1	0	1	0	1	0	1	1	0	0	1
24	-8	0	0	1	1	0	1	0	0	0	0	0	1
25	-9	0	1	0	1	0	1	0	1	0	1	1	0
26	-10	0	0	1	1	0	1	0	0	0	0	0	0
27	-11	0	1	0	1	0	1	0	1	0	0	0	0
28	-12	0	1	0	1	0	1	1	0	1	0	1	0
29	-13	0	1	0	1	0	1	0	1	1	0	1	0
30	-14	0	1	0	1	0	1	1	0	1	0	0	0
31	-15	0	1	0	1	0	1	0	1	1	0	0	0

Space Vector Modulation Technique:

A different approach for getting gate triggering signals instead of general pulse width modulation technique is based on the space vectors generated by the system two phase vector components d, q axis.

Fig: 3 shows the space vector representation of the adjacent vector V_1 and V_2 with 8 space vector switching pattern positions of inverter as shown in figure.




Fig 3: Space Vector Modulation Technique

Generally, the Space Vector Modulation Technique is one of the most popular and important technique in pulse width modulation methods of the three phase voltage source inverters for technique, we get the less harmonics in the both output voltage and output currents of the applied ac motors. The space vector modulation technique is used in this paper for creating the reference vectors generated by modulating the switching time sequence of space vectors in each of six sectors as shown in figure 3. From figure 3, six switching sectors are used for inversion purpose and two sectors are behave like a null vectors.

Space vector modulation can be implemented by the following procedures:

1. Transformation of three phase quantities into two phase quantities.
2. Determine time duration T_1, T_2 and T_0 .

The reference signals for voltages and V_0 to V_7 and switching time sequences are generated by the following expression

$$V^* T_z = V_1 * T_1 + V_2 * T_2 + V_0 * (T_0/2) + V_7 * (T_0/2)$$

INDUCTION MOTOR

In this paper, the induction motor is considered as electric motor for EVS. Because of its high-performance, cheap cost good speed regulation and absence of commutation and also the control of induction motor

drive of industrial applications and automation based production has received wide spread research interests. In induction motor 3-phase AC supply is apply to stator, it develop the RPM. The rotor establishes the induced currents due to inter action between RMF and stationary rotor. These induced currents produces magnetic field and rise to uni-directional torque. Figure 3 shows the equivalent representation of induction motor in electrical.




Figure 4: Steady state Equivalent circuit of an induction motor

SIMULAIONA DIAGRAM & RESULTS

For verifying the proposed technology, the simulation and experimental results obtained for a 31-level inverter based on the proposed topology are presented. The simulation has been carried out for the circuit as shown in figure 5 in MATLAB SIMULINK environment. For experimentation, the gate signals pattern of the switches of the converter is given by Repeating sequence stair which provides the switching pulses. The switching pulses are applied to driver circuits that drive the switches. It is important to note that elimination of selected harmonics and total harmonic distortion (THD) minimization are not the aim of this project.




Figure 5: 31-level converter based on the proposed topology with two cascaded basic units

PROPOSED MATLAB MODEL OF 31 LEVEL INVERTER




Figure 6: Simulation Diagram for proposed Circuit




Figure 7: Simulation Result of Output voltage and Current




Figure 8: Simulation result of Output voltage and Current power factor with RL- Load




Figure 9: Simulation result of IM Speed and Torque




Figure 10: FFT Analysis of the output current waveform




Figure 11: FFT analysis of output voltage

CONCLUSION

The proposed basic unit and the proposed multilevel inverter uses lower number of switching devices and gate driver circuits, the proposed topology considers two design parameters. They are the number of cascaded basic units and the number of dc voltage sources in each basic unit. These two parameters can be used to design the desired multilevel converter based on the operational conditions. Thus the proposed svm topology offers good flexibility in designing. The simulation results obtained in MATLAB/Simulink as well as the simulation results of a 31-level Inverter based on the SVM topology are presented to verify its performance. Multilevel Inverters generate stepped output voltage by a proper arrangement of power electronic switches and several dc voltage sources. As the number of output voltage levels increases, the

output voltage becomes more identical to a sinusoidal waveform resulting in lower distortions. Multilevel Inverters have some advantages in comparison with the conventional two-level Inverters and the other previous proposed topologies including the use of low-voltage power electronic switches and improved output voltage quality. This results in the lower stress on the power electronic devices and lower losses. The results have been presented and analyzed.

REFERENCES

- [1] Ebrahim Babaei, Mohammad Farhadi Kangarlu, Mohammad Ali Hosseinzadeh "Asymmetrical multilevel converter topology with reduced number of components" *IET Power Electron.*, 2013, Vol. 6, Iss. 6, pp. 1188–119
- [2] Corzine, K., Familant, Y.: 'A new cascaded multilevel H-bridge drive', *IEEE Trans. Power Electron.*, 2002, 17, (1), pp. 125–131
- [3] P.Rajyalakshmi, V.Praveen, "Asymmetric Cascaded Half Bridge Multi Level Inverter with Permanent Magnet Synchronous Motor (Pmsm)", *IRJET*, 2018.
- [4] McGrath, B.P., Holmes, D.G.: 'Natural capacitor voltage balancing for a flying capacitor converter induction motor drive', *IEEE Trans. Power Electron.*, 2009, 24, (6), pp. 1554–156
- [5] Babaei, E.: 'A cascade multilevel converter topology with reduced number of switches', *IEEE Trans. Power Electron.*, 2008, 23, (6), pp.2657–2664
- [6] K lakshmi ganesh, S satya sai sarma, Md zubear, K dasaratha ramaiah, R balaji, "Performance evaluation of novel grid tied 21 level asymmetrical MLI topology using advanced PWM methodologies", *Journal of Applied Science and Computations*, 2019.
- [7] Ebrahimi, J., Babaei, E., Gharehpetian, G.B.: 'A new topology of cascaded multilevel converters with reduced number of components for high-voltage applications', *IEEE Trans. Power Electron.*, 2011, 26, (11), pp. 3119–3130
- [8] Saeedifard, M., Barbosa, P.M., Steimer, P.K.: 'Operation and control of hybrid seven-level converter', *IEEE Trans. Power Electron.*, 2012, 57, (2), pp. 652–660
- [9] Krishna Mohan Tatikonda, Chengzong Pang, S. V. P. K. Maddukuri and R. Uday Kishan, " Comparison of MPPT Techniques for SEPIC Converter Based Photovoltaic System," 2016 IEEE Online International Conference on Green Engineering and Technologies (IC-GET), 978-1-5090-4556-3/16/\$31.00 ©2016 IEEE.
- [10] Farhadi Kangarlu, M., Babaei, E., Laali, S.: 'Symmetric multilevel inverter with reduced components based on non-insulated dc voltage sources', *IET Power Electron.*, 2012, 5, (5), pp. 571–581
- [11] Rodriguez, J., Lai, J.S., Peng, F.Z.: 'Multilevel inverters: A survey of topologies, controls, and applications', *IEEE Trans. Ind. Electron.*, 2002, 49, (4), pp. 724–738
- [12] Babaei, E., Hosseini, S.H.: 'New cascaded multilevel inverter topology with minimum number of switches', *Energy Convers. Manag.*, 2009, 50, (11), pp. 2761–2767

- [13] Gonzalez, S.A., Valla, M.I., Christiansen, C.F.: 'Five-level cascade asymmetric multilevel converter', IET Power Electron., 2010, 3, (1), pp. 120–128
- [14] Mr.Vishnuvardhan Pasumarthi, Mr.Vivek Kota, Mr.Pradeep Chepuri and Mr.Krishna Mohan Tatikonda, "A Multi Boost and Full Bridge Converters for Power Management for Hybrid Vehicle by Battery and Super Capacitors", American Journal of Engineering Research (AJER) e-ISSN : 2320-0847 p-ISSN : 2320-0936 Volume-03, Issue-05, pp-187-192 www.ajer.org.
- [15] McGrath, B.P., Meynard, T.A., Gateau, G., Holmes, D.G.: 'Optimal modulation of flying capacitor and stacked multicell converters using a state machine decoder', IEEE Trans. Power Electron., 2007, 22, (2), pp. 508–516
- [16] Lienhardt, A.M., Gateau, G., Meynard, T.A.: 'Stacked multicell converter (SMC): reconstruction of flying capacitor voltages'. Proc. IECON, 2005, pp. 691–696
- [17] Fazel, S.S., Bernet, S., Krug, D., Jalili, K.: 'Design and comparison of 4-kV neutral-point-clamped, flying capacitor, and series connected H-bridge multilevel converters', IEEE Trans. Ind. Appl., 2007, 43, (4), pp. 1032–1040
- [18] McGrath, B.P., Holmes, D.G.: 'Analytical modelling of voltage balance dynamics for a flying capacitor multilevel converter', IEEE Trans. Power Electron., 2008, 23, (2), pp. 543–550
- [19] Sadigh, A.K., Hosseini, S.H., Sabahi, M., Gharehpetian, G.B.: 'Double flying capacitor multicell converter based on modified phase-shifted pulsewidth modulation', IEEE Trans. Power Electron., 2010, 25, (6), pp. 1517–1526
- [20] Manjrekar, M., Lipo, T.A.: 'A hybrid multilevel inverter topology for drive application'. Proc. APEC, 1998, pp. 523–529