



Soft Switched Interleaved Boost Converter

Subajayasri J¹ | Dr.R.Ilango²

¹Dept. of Electrical & Electronics Engineering, K. Ramakrishnan College of Engineering (Autonomous)

²Professor, Dept. of Electrical and Electronics Engineering, K. Ramakrishnan College of Engineering (Autonomous)

*Corresponding Author : subasrichandran123@gmail.com

To Cite this Article

Subajayasri J and Dr.R.Ilango. Soft Switched Interleaved Boost Converter. International Journal for Modern Trends in Science and Technology 2022, 8(06), pp. 556-561. <https://doi.org/10.46501/IJMTST0806094>

Article Info

Received: 22 May 2022; Accepted: 20 June 2022; Published: 25 June 2022.

ABSTRACT

Power losses and their effects withinside the addition of garage cells have the bad impact of reducing the energy density and the performance in Electric Vehicles. For this reason, a performance optimization technique is needed to assist lessen that problem. Specifically, within the energy converters that interface the garage unit with the electrical vehicles and their inverters, a performance optimization is critical to lessen the energy losses and thereby downsize the cooling additives and the garage unit. In this work, the topology beneath neath assessment is the two-section interleaved raise converter the usage of specific magnetic additives including coupled and non-coupled inductors, which can be topologies referred to as powerful for excessive energy density applications. This paper affords a technique that optimizes the performance of the selected topologies through a whole energy loss modeling of every component. Next era additives including Super Junction Mosfets, GaN and SiC diodes and Mosfets are in comparison to achieve the maximum green and appropriate fabric to be carried out to the topologies, in particular to the converter with coupled-inductor. Moreover, a layout system is proposed to combine the loss version and the traits of the chosen additives because the base to achieve the goal function, that later solved the usage of analytical calculations. Finally, the optimization technique is confirmed with the aid of using experimental tests. Generally the converter performance is wanted in all of the designs. Probably we're having numerous converters, Among the numerous DC – Dc Converters, the evaluation remains to show which converter yields a great performance, Power issue and Current ripple In this Project, we going to evaluate the performance, Power Factor, Current Ripple, Voltage Ripple and to determine which Converter is ideal and green. The following DC-DC converter goes to be in comparison

1. Boost Converter.
2. Bridge Boost Converter.
3. Interleaved Boost Converter.
4. Soft Switched Interleaved Boost converter.

In comparison the results Soft Switched Interleaved Boost Converter has a good efficiency and less current ripple value.

KEYWORDS: Optimization technology, ZCS, ZVS, Current ripple, Voltage ripple.


1. INTRODUCTION

Power electronics will play an important role in energy saving. Energy efficiency can make a significant contribution to meeting the world energy demand. A

lift converter could be a particular kind of power converter with an output DC voltage greater than the input. This kind of circuit is employed to 'step up' a source voltage to the next, regulated voltage, allowing

one power supply to supply different driving voltages. In recent years, interleaved boost converters are like-minded for top-performance applications. The benefits of IBC include increased efficiency, reduced size, reduced electromagnetic emission, faster transient response, and improved reliability. The switching losses pre-dominate causing the junction temperature to rise which could be a major drawback of PWM switching. The soft switching phenomena called zero voltage switching (ZVS) and zero-current switching (ZCS) can reduce switching losses. For zero-voltage switching (ZVS), the transistor will be turned on at zero Vds voltage to cut back to activate switching loss. For zero-current switching (ZCS), the transistor is going to be turned off at zero Id current to cut back the put-off switching loss. The soft switching techniques reduce the switching losses enabling high-frequency operation and consequently reducing the system size and hence extending the facility density.

2. BLOCK DIAGRAM



1. Block diagram of Soft Switched interleaved boost converter

3. CIRCUIT DESCRIPTION & OPERATION


The passive snubber circuits are added to the converter to chop back the stresses to safe levels by limiting the speed of rising (di/dt) of currents through devices at device activate and limiting the speed of rising (dv/dt) of voltages across devices during reapplied forward blocking voltages and shaping of the switching trajectory of the device because it activates and off. The proposed soft-switching interleaved boost converter module. DC DC boost converters are connected in parallel which landsup within the reduction of the size of components, especially inductors. The complete power is split into paralleled converters thereby reducing the strain among the individual converters. During this paper, an $N = 2$

parallel boost converter structure with one output capacitor is taken under consideration as shown in fig.2. Within the circuit construction, the output current is split into two paths, substantially reducing I^2R losses and inductor AC losses. Therefore, higher efficiency is realized. The MOSFETs with appreciable on-state current-carrying capability and off-state blocking voltage capability are potential candidates for power electronic applications. The diodes are placed in antiparallel with the switches. An oversized value of the capacitor is placed at the output to make sure the specified output voltage with negligible harmonics is out there at switching frequency. Fig.2 shows the equivalent circuit of the converter during which the coupled inductor is usually illustrated with three uncoupled inductors.

4. DESIGN GUIDELINES

In the proposed soft switched IBC, the inductors at the face in an IBC are magnetically coupled to enhance the electrical performance.

1. The four switches in Fig. 2 are often divided as two main switches T1 and T3 and two auxiliary switches T2 and T4.
2. The coupled inductor within the boosting stage helps higher current sharing between the switches.
3. The ripple and total harmonic distortions are reduced during this technique without sacrificing the performance and efficiency of the converter.



2. Diagram of Soft Switched Boost Converter

The interleaved boost converter design involves the selection of duty cycle, boost inductances $L1$ and $L2$, the values of coupling coefficient k , and the values of snubber capacitances $C1$ and $C2$. The calculations are

done by the use of the following equations. The duty cycle is calculated as

$$\text{Duty cycle } D = 1/2(1 - (V_{in} - V_{out})) \dots\dots 1$$

Where,

V_{in} = Input voltage

V_{out} = Desired output voltage

η = Efficiency of the converter, estimated 99%

Inductor Ripple Current Estimation:

$$\Delta I_L = (0.2 \text{ to } 0.4) \times I_O \times (V_{out}/V_{in})$$

ΔI_L = Estimated inductor ripple current

I_O = Necessary output current

V_{out} = Desired output voltage

V_{in} = Input voltage

The conduction losses of the maximum switches and opposite recuperation losses of the diodes are substantially decreased with the aid of deciding on the really well worth of $K = 0.98$. The essential switches are turn-off, in the course of that duration the snubber capacitors C1 and C2 have a tendency to reduce the turn-off loss. The massive fee of capacitors appreciably reduces the loss. But, successively growing the power garage capacity, will increase the top fee of the prevailing and conduction losses of the switches. So, tradeoff takes place whilst the fee of snubber 's capacitors is calculated.

The proposed converter has the subsequent features:

- ✓ Low enter modern-day ripple because of interleaved technique.
- ✓ ZVS activates the energetic switches.
- ✓ ZCS turns off the energetic switches.
- ✓ Components voltage rankings are tremendously decreased.
- ✓ Reduced voltage stresses of switches and diodes.
- ✓ Extendibility to preferred voltage advantage and electricity level.

The layout equations for the proposed IBC are as follows:

The inductance value can be calculated as

$$L = (V_{in} \times D) / (f_s \times \Delta I_L) \dots\dots\dots 2$$

Where, D = Duty cycle,

f_s = Switching frequency of the converter,

ΔI_L = Estimated inductor ripple current.

Output capacitance is

$$C_o = (I_o \times D) / (f_s \times \Delta V_{out}) \dots\dots\dots 3$$

Where,

I_o = Necessary output current,

D = Duty cycle,

f_s = Switching frequency of the converter,

ΔV_{out} = Desired output voltage ripple.

The output voltage is

$$V_o = V_{in} / (1 - D) \dots\dots\dots 4$$

Where,

V_{in} = Input voltage

D = Duty cycle

The experiment has been conducted on the designed circuit of a soft switched interleaved boost converter with 10 V input voltage and maintained the load current to 0.1 A. The commutation process is started by the active turn-on of most switches. It's noted that the drain-source voltage V_{ds1} reaches zero while most switches T1 and T3 were turned ON and thereby zero voltage switching operation was realized. The drain-source current I_{D1} reaches zero while most switches T1 and T3 were turned OFF and thereby zero current switching operation was realized. Then followed with delay, the identical switching operation was realized when the auxiliary switches T2 and T4 were operated in turned ON and turned OFF conditions.

5. SIMULATION OF SOFT SWITCHED INTERLEAVED BOOST CONDUCTOR




Fig 3 Simulation diagram of soft switched interleaved boost converter

6. SIMULATION RESULTS OF SOFT SWITCHED INTERLEAVED BOOST CONVERTER




Fig 4 Input voltage waveform of soft switched interleaved boost converter

Input voltage is 100v and this is a constant voltage. Y-axis denoted as voltage . X-axis denotes time. The x-axis limit is 0 to 0.04sec. This is used to calculate the value of the inductor ripple.




Fig 5 Input current waveform of soft switched interleaved boost converter

Y-axis denoted as current. X-axis denotes time. The x-axis limit is 0 to 0.04sec .The y-axis limit is 5 to 13 and the current value is obtained from this limit range.The input current is 6.265A.This value is used to calculate the inductor ripple value.




Fig 6 Output current waveform of soft switched interleaved boost converter

Y-axis denoted as current. X-axis denotes time. The x-axis limit is 0 to 0.04sec .The y-axis limit is 1.472 to 1.482 and the current value is obtained from this limit range.The output current is 1.48A.




Fig 7 Output voltage waveform of soft switched interleaved boost converter

Y-axis denoted as voltage. X-axis denotes time. The x-axis limit is 0 to 1sec .This is used to obtain the voltage ripple.The minimum and maximum voltage are used to obtain the voltage ripple. The maximum voltage is 422.5V and the minimum voltage is 419V. calculated the parameters of output ripple value is 1.2A and the efficiency of the converter is 99.64%

7. HARDWARE PROCESS

In soft switch interleaved boost converters consist of four switches. Two switches operate in forward conduction and another two switches operate in reverse conduction. The converter boosts the given voltage to 10 times. For example the input voltage is 10V and the output voltage is 100V.So the specification of the soft switched interleaved converter is different from the other converters. In this project, using the microcontroller is dsPIC30F2010. This microcontroller has 28 pins and four Pulse Width Modulations are used. In four Pulse Width Modulations, only two Pulse Width Modulations are axillary and other Pulse Width Modulations are main.In two Pulse Width Modulation voltage range is 5V. The Pulse Width Modulations connected in the transformer and the input of the Pulse Width Modulations is 12V is stepped down to 5V.It is connected in the next section isolator and drives. The purpose of the isolator and drives is to convert the 5V pulse to 12V pulse and give it to the Metal Oxide Semiconductor Field Emission Transistor. The input of the section is 12V. In a coupled inductor and four Metal Oxide Semiconductor Field Emission Transistors, the

capacitor voltage range is 100V, the load range is 10k Ω , 5W, input voltage is 10V. The alternate current input is converted to direct current.




Fig 8 working module of the Soft Switched Interleaved Boost Converter

A.INPUT VOLTAGE

The applied input voltage of the system is 12V. When the switch ON capacitor is energized otherwise the capacitor is de-energized. It boosts the value of some value and gives a 15.3V final value. The multimeter is used to check the input Value. The input is an alternating current(ac).




Fig 9 Input Voltage of the Converter

B.OUTPUT VOLTAGE




Fig 10 Output Voltage of the Converter

The output voltage of the converter is 105.4V. When the switch ON capacitor is energized otherwise the capacitor is de-energized. The converter boosts the given voltage to 10 times. The multimeter is used to check the output. The output is a direct current(dc)

C.PULSE WAVEFORM

Soft Switching Interleaved Boost Converter. The pulse wave is a non-sinusoidal waveform that includes square waves and similarly periodic but asymmetrical waves. The voltage of the waveform is 500mV and time is 1.0ms. It takes between the voltage regulator and the microcontroller.




Fig 11 Pulse Waveform

8. CONCLUSION

A simulation implementation of conventional, bridge type, interleaved, and soft switched IBC was described in this article. The output voltage can be kept constant using this simulation, and it is also discovered that interleaved boost has the ability to share input current and reduce ripple current. Furthermore, this converter is designed to work in CCM mode at all times. The proposed converter can offer faster steady state response when the source voltage or load changes by employing Digital PWM approaches. Furthermore, research contributes significantly to the development of high-frequency, high-efficiency soft switching converters for power factor correction (PFC) of electronic power supply used in telecommunication switching systems. By using an FPGA-based digital controller, any one of the many current control techniques, such as average current control, hysteresis control, and non-linear carrier current control, can be implemented digitally

Conflict of interest statement

Authors declare that they do not have any conflict of interest.

REFERENCES

- [1] Choe, G.Y; Kang,H.S; Lee, B.K; and Lee, W.L. "Design consideration of Interleaved Converters for fuel cell applications", in Proc. International conference on Electrical machines and Systems, Seoul, 2007

- [2] Dahono, P.A; Riyadi, S; Mudawari, A; and Haroen, Y."Output ripple analysis of multiphase DC-DC converter", in Proc. IEEE International Conference on Power Electrical and Drive Systems,Hong Kong, 1999.
- [3] Das M and Agarwal V , "Design and analysis of a high-efficiency DC-DC converter with soft switching capability for renewable energy applications requiring high voltage gain," IEEE Trans. Ind. Electron., vol. 63, May 2016.
- [4] Gupta, V., Khare, K. and Singh, R.P. (2010) Efficient Design and FPGA Implementation of Digital Controller Using Xilinx SysGen®. International Journal of Electronics Engineering, 2, 99-102.
- [5] Huber, L., Jang, Y. and Jovanovic, M.M. (2008) Performance Evaluation of Bridgeless PFC Boost Rectifiers. IEEE Transactions on Power Electronics, 23, 1381-1390.
- [6] Kim Y., Kim J., Choi K., Suh B., and Kim R., "A novel soft-switched auxiliary resonant circuit of a pfczvt-pwm boost converter for an integrated multichip power module fabrication," IEEE Trans. Ind. Appl.,vol. 49, no. 6, 2013.
- [7] Kosai, H; McNeal, S; Page, A; Jordan, B; Scofield, J; and Ray.B. "Characterizing the effects of inductor coupling on the performance of an interleaved boost converter," in Proc. CARTS USA 2009.
- [8] Lee, .P; Lee, .Y; Cheng, .DKW; and Liu, X. "Steady-state analysis of an interleaved boost converter with coupled inductors",IEEE Trans. on Industrial Electronics, 47, 2000, pp. 787-795.
- [9] Navarro, D., Lucía, Ó.,Barragán, L.A., Artigas, J.I., et al. (2012) Synchronous FPGA-Based High-Resolution Implementations of Digital Pulse- Width Modulators. IEEE Transactions on Power Electronics, 27, 2515-2525.
- [10] Park, S. and Choi, S. (2010) Soft-Switched CCM Boost Converters with High Voltage Gain for High-Power Applications. IEEE Transactions on Power Electronics, 25, 1211-1217.
- [11] Petersen, L. and Andersen, M. (2002) Two-Stage Power Factor Corrected Power Supplies: The Low Component-Stress Approach. Seventeenth Annual IEEE Applied Power Electronics Conference and Exposition, 2, 1195-1201
- [12] Petrea, C. and Lucanu, M. (2007) Bridgeless Power Factor Correction Converter Working at High Load Variations. 2007 International Symposium on Signals, Circuits and Systems, 2, 1-4.
- [13] Po-Wa Lee, Yim-Shu Lee, D. K. W. Cheng, and Xiu-Cheng Liu, "Steady-state analysis of an interleaved boost converter with coupled inductors," IEEE Trans. Ind. Electron., vol. 47, no. 4, 2000.
- [14] Tsai, H.-Y., Hsia, T.-H. and Chen, D. (2007) A Novel Soft-Switching Bridgeless Power Factor Correction Circuit. 2007 European Conference on Power Electronics and Applications, Aalborg, 2-5 September 2007, 1-10.
- [15] Vakacharla V. R and Rathore A. K. , "Isolated Soft Switching Current Fed LCC-T Resonant DC-DC Converter for PV/Fuel Cell Applications," IEEETrans. Ind, Electron, vol. 66, no. 9, pp. 6947-6958, Sep. 2019.
- [16] Wu H., Sun K., Chen L., Zhu L., and Xing Y., "High step-up/step-down soft-switching bidirectional dc dc converter with coupled-inductor and voltage matching control for energy storage systems," IEEE Trans. Ind. Electron., vol. 63, 2016.