



An Optimized Multiphase Bridgeless SEPIC Converter for High-Power Applications with Distributed Thermal Management and Enhanced Power Factor Correction

Sk. Shahnaaz Begum | Dr. M Surya Kalavathi

Department of Electrical & Electronics Engineering, JNTUH-University College of Engineering, Science & Technology, Hyderabad, Telangana, India.

To Cite this Article

Sk. Shahnaaz Begum & Dr. M Surya Kalavathi (2025). An Optimized Multiphase Bridgeless SEPIC Converter for High-Power Applications with Distributed Thermal Management and Enhanced Power Factor Correction. International Journal for Modern Trends in Science and Technology, 11(09), 138-147. <https://doi.org/10.5281/zenodo.17227817>

Article Info

Received: 30 July 2025; Accepted: 11 August 2025.; Published: 28 September 2025.

Copyright © The Authors ; This is an open access article distributed under the [Creative Commons Attribution License](#), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

KEYWORDS	ABSTRACT
Multiphase Interleaving, Bridgeless SEPIC Converter, Intra-phase Interleaving, Power Factor Correction, Total Harmonic Distortion, PID Control, Thermal Management.	This paper presents the design and implementation of an optimized multiphase bridgeless SEPIC converter for high-power applications, such as fast-charging systems in electric vehicles (EVs), renewable energy interfaces, and industrial drives where the system operates under stable load conditions. An intra-phase interleaving technique is employed; wherein multiple switching legs are interconnected within the same phase to enhance thermal distribution and reduce component stress by equalizing current paths. This system combines a three-phase interleaved power factor correction (PFC) rectifier and a multiphase interleaved SEPIC converter, both controlled by PID controllers that contain signals with a 180-degree phase shift within each phase. High-fidelity simulation environment demonstrates low conduction ripple and a total harmonic distortion (THD) of less than 3%, as well as stable output voltage regulation of up to 800V at 5kW. The proposed design ensures thermal balance and a stable DC output under constant load, thereby improving system reliability and extending operational lifespan. These results provide a foundation for future investigations under dynamic load conditions.

1. INTRODUCTION

With the increasing pace of worldwide decarbonization of transportation and energy generation, the design of strong and efficient power

converting systems has gained importance as a new pillar of the contemporary energy infrastructure. Electric vehicle (EV) charging systems, photovoltaic (PV) interfaces, and industrial automation applications not

only call upon capability at high power levels but also must meet high power quality, low electromagnetic interference (EMI), and temperature stability requirements^[1]. The loading condition on these systems is usually steady-state, and an opportunity to design converters optimizing steady-state operation with low total harmonic distortion (THD) and better heat management exists^[2]. A topology that is popular in applications that need a non-inverting output or in applications that need wide flexibility to handle wide input voltages is the Single-Ended Primary-Inductor Converter (SEPIC)^[3]. Nevertheless, regardless of these benefits, SEPIC converters have certain shortcomings when applied to larger-scale applications in kilowatts, which include higher conduction losses, component stress, and fluctuating heat distribution^[4]. In an attempt to curb these problems, different strategies have been proposed by the researchers, such as interleaved operation and bridgeless rectification, that play different roles in enhancing the areas of efficiency and reliability^[5].

Multiphase interleaving, in which more than one converter phase is connected and driven with interleaved control signals, is familiar as a way to minimize current ripple and more evenly share power processing among different components, which does not simply increase the system efficiency but also makes the components smaller and less thermally stressed^[6]. Recently, finer current division between stages since phases is employed by the use of intra-phase interleaving. In this, a converter single stage may have several switching legs per phase, and the phase current is common to all legs, thereby enabling even greater current balance and enhanced thermal consistency. These methods apply especially to high-frequency, high-power converters. Simultaneously, there has also been the growth in adoption of bridgeless topologies, that is, removal of traditional input diode bridges, as a method of power factor correction (PFC)^{[7][8]}. Bridgeless PFC rectifiers reduce the conduction paths hence causing less power loss hence improving the conversion efficiency^[9]. By combining with SEPIC-based converters the designs provide an attractive step-up/step-down capability and high input power quality. These designs are very useful in three-phase designs^[10]. It is also equally important to apply the control strategies used to control such complex converter systems.

Proportional-Integral-Derivative (PID) controller has continued to be one of the favorite industrial controllers because it is simple and effective when the desired voltage and current control is required. Creating independent PID controllers in every interleaved leg of a converter phase allows the designer to have a finely grained control and improves the dynamic response^{[11][12]}. Moreover, phase shifts (as a 180-degree phase shift between intra-phase legs signals) have also been demonstrated to reduce the ripple and harmonics, assist in improving overall waveform quality and power factor.

A comprehensive literature review is provided in Section II, which comes after the structure of this paper. The literature review in the Section II contains the details of, making particular focus on the development and drawbacks of the current designs of converters. In Section III, the architecture of the proposed system is described, and component selection and interleaving approach have been detailed. The structure of control and a methodology of simulation are explained in Section IV. In section V, the components design and analysis are covered and in Section VI & VII, the simulation modeling as well as results are reported and analyzed to show key performance indicators. Lastly, Section VIII will end the study with a conclusion on the prospects of further research, especially on how to design it under dynamic loading conditions.


2. LITERATURE REVIEW

Advances in high-power SEPIC converters have recently centered a lot on minimizing current ripple, enhancing thermal characteristics and even the efficiency of the whole system^[13]. Interleaving methods have been very effective in this aspect and have reduced the input and output current ripple significantly, leading to the enhanced electromagnetic compatibility^[14]. Since interleaving of converter phases can push the consumption in each one to a more constant value, the passive components have to face less stress and the system can be more reliable^[15]. The other most effective technique that has been developed to minimize conduction losses is bridgeless topologies. Such arrangements avoid the classic input diode bridge, thus minimizing the conduction paths in use. The effect is that the conversion efficiency increases and power losses decrease^[16]. Where bridgeless rectification is used in

equalized distribution of the heat generation along the internal structure of the converter lowers the demand for large heat sinks and improves the overall thermal input [21] [22]. This is vital in applications where the application is run under continuous loading so as to give the application an early side in cases of high-powered applications like the electric vehicle chargers, renewable energy converters, and industrial drives.

140 International Journal for Modern Trends in Science and Technology

It is proposed that the system converter can solve the shortcomings of the traditional single-phase and phase-interleaved converters through the incorporation of a three-phase bridgeless rectification output coupled with an interleaved SEPIC converter with intra-phase current sharing. The system uses steady-state load working, and this is aimed at high power applications that include EV charging and industrial energy conversion. The architecture is comprised of three principal modules (i) three-phase AC input source, (ii) bridgeless power factor correction (PFC) rectifier, and (iii) Multiphase SEPIC with intra-phase interleaving converter as shown in Fig.1.



The processing of each stage of the input occurs on a separate leg of the rectifier, so there is no conventional full-bridge diode configuration, and the losses associated with conduction are correspondingly minimized. The rectified DC is then passed to the SEPIC stage, which has two or more interleaved legs per phase and which

operates with a 180-degree phase shift to minimize the current ripple and to allow better thermal balance. The energy is conducted within a series-coupled capacitor-inductor-capacitor path in both SEPIC legs, permitting both step-up and step-down conversion. Several legs per phase are interlaced, so the total current is shared among more components, reducing current density on any given part of the circuit, and allowing the entire aggregate to be more easily cooled.

The two SEPIC legs (comprising four separate legs) each have their own PID controller and are driven independently in order that the level of regulation and current balance is achieved within a precise degree of control under all operating conditions. Each of these controllers has its own error signal using feedback in the output voltage sensors and current sensors inside each leg. A 180-degree shift of phase between intra-phase legs is done by use of a synchronous PWM generation technique that shifts the pulses to generate switching without affecting the timing throughout the system. Fig. 1 gives the schematic of the proposed converter. It shows the configuration of the bridgeless rectifier, integrated with an interleaved SEPIC stage. The component value and switching frequencies can be determined given desirable power output levels, efficiency requirements and thermal design limits. This architecture structure enhances conversion efficiency in addition to saving space on the filtering components, heat sinks, thus it allows a smaller and more heat-balanced converter which performs well in high-power applications. The strategies related to the control will be discussed further, and the simulation results determining the performance of the proposed system will be given in further sections in detail.

4. CONTROL STRATEGY

To ensure high power factor correction, steady output regulation, as well as to balance thermal loading, a strong dual-loop control approach is used in the proposed multi-phase bridgeless SEPIC converter system. The control structure is outlined, incorporating two feedback loops. One the outer loop, is a voltage regulation loop, and the other is the inner loop, a current control loop, and both are executed via a discrete-time PID control. The control is implemented on a per-phase basis with the intra-phase interleaving, so that the three different phases become synchronized.

A. Grid Synchronization with Phase-Locked Loop (PLL)

A Phase-Locked Loop (PLL) is incorporated at the rectifier front end to measure the grid voltage phase angle correctly, as shown in Fig.2. This makes sure the reference current carried out as Power Factor Correction (PFC) is in-phase with the input voltage thus meaning that near unity power factor operation is possible. The angular position $\theta(t)$ is supplied via the PLL and generates the reference currents $i_A^*(t)$, $i_B^*(t)$, and $i_C^*(t)$ as;

$$i_{abc}^*(t) = I_{ref} \cdot \sin(\omega t + \phi) \quad (1)$$

Where

I_{ref} = derived from the DC output voltage error

ϕ = phase shift synchronized using PLL

B. Dual loop PID control

The PID Control implementation in both rectifier and SEPIC Converter ensures the external voltage regulation feedback signal contrasts the output voltage V_{out} and the reference with V_{ref} and acts as a current reference generator I_{ref} . This is followed by an inner current loop, and this is the current that follows sinusoidal reference current values per phase. These are set to produce the best dynamic performance. Such gains are tuned independently between the controllers (voltage and current) on each phase, as shown in Fig.3.

$$\text{Voltage error: } e_v(t) = V_{ref} - V_{out}(t) \quad (2)$$

$$\text{Current error: } e_i(t) = i_{in}^*(t) - i_{in}(t) \quad (3)$$

PID Control Law (in generalized form):

$$u(t) = K_p e(t) + K_i \int e(t) dt + K_d \frac{de(t)}{dt} \quad (4)$$

Where

K_p = proportional gain

K_i = integral gain

K_d = derivative gain




Fig.2. PLL (Phase-Locked Loop) Control of Rectifier

C. PWM Signal Generation and Intra-Phase Interleaving

The PWM signals are modulated by the controller output $u(t)$ to turn on the IGBTs in the two SEPIC legs. To reduce ripple and to spread thermal stress equally on the three phases (A, B, C), drives are fed 120-degree phase-shifted PWM signals. Intra-phase interleaving is utilized between the interleaved legs of each phase (e.g., A1, A2); their PWM signals are shifted by 180 degrees at a phase.




Fig.3. PID Control of SEPIC Converter

5. COMPONENTS DESIGN & ANALYSIS OF MULTIPHASE BRIDGELESS SEPIC CONVERTER

The power electronic components have to be accurately designed to reach the desired performance, like the unity power factor, low total harmonic distortion (THD), and high efficiency in the high-power converters. The considerations to select the components in the proposed three-phase interleaved bridgeless SEPIC topology include steady-state equations, ripple current limitations, thermal distribution, and switching characteristics.

The design computations are undertaken on the basis of the continuous conduction mode (CCM), which is ideal for high-power operation and minimizes core and copper losses. The specifications of the proposed system are shown in the below Table-I & Table-II.

A. Three-Phase PFC Intra-Phase Interleaved Bridgeless Rectifier

By considering the specifications of table-I which is shown below, rectifier parameters have been determined to fulfill high power factor correction, low input current

ripple, and useful intra-phase interleaving to realize good AC to DC conversion with high power applications.

Three-phase Line-to-Line RMS Input Voltage

$$(V_{LL}) = 400 \text{ V} \quad (5)$$

(a) Phase Voltage (RMS)

$$V_{ph} = \frac{V_{LL}}{\sqrt{3}} = \frac{400}{\sqrt{3}} = 230.94 \text{ V} \quad (6)$$

(b) Peak of Phase Voltage

$$V_{ph-peak} = V_{ph} \cdot \sqrt{2} = 326.60 \text{ V} \quad (7)$$

(c) Input line current = 7.38A

The value of 7.38 A is chosen because of Safe operating limits of the IGBTs, so that intra-phase interleaving can be practiced to reduce the stress and current distribution to ~4.26A RMS per phase wire windings (post interleaving).

$$\begin{aligned} P_{in} &= \sqrt{3} \cdot V_{LL} \cdot I_{LL} \cdot \cos(\phi) \\ &= \sqrt{3} \cdot 400 \cdot 7.38 \cdot 0.99 \\ &= 5060 \text{ W} \end{aligned} \quad (9)$$

Table-I. Specifications of Three-Phase Bridgeless PFC Rectifier

S.No	Design Variables	Values
1	AC Input Voltage (RMS)	400V
2	Duty Ratio (D)	0.396
3	Switching frequency	50KHz
4	Inductance (L_{x1}, L_{x2}) $\rightarrow x = A, B, C$	2mH
5	Capacitance (C_{x1}, C_{x2}) $\rightarrow x = A, B, C$	3 μF

(d) Rectifier Output DC Voltage

$$V_{DC} = \frac{3\sqrt{2}}{\pi} \cdot V_{LL} \approx \frac{3\sqrt{2}}{3.1416} \cdot 400 \approx 540.7 \text{ V} \quad (10)$$

(e) Total Input Current (3-Phase)

$$I_{in_total} = \frac{P_{in}}{V_{LL}} = \frac{5060}{400} = 12.65 \text{ A} \quad (11)$$

(f) Current Per Phase

$$I_{in_phase} = \frac{I_{in_total}}{3} = \frac{12.65}{3} = 4.21 \text{ A} \quad (12)$$

(g) Output Current of Rectifier

$$I_{out_rectifier} = \frac{P_{in}}{V_{DC}} = \frac{5060}{540.7} = 9.35 \text{ A} \quad (13)$$

(h) Design of Interleaved Inductors

The design ripple is assumed to be 20% and this is a typical design trade-off giving a good dynamic response and thermal balance.

$$\Delta I_L = 0.2 \cdot I_{in_phase} = 0.2 \cdot 4.25 = 0.85A \quad (14)$$

$$\text{Switching frequency } (f_{sw}) = 50\text{KHz} \quad (15)$$

Time:

$$T_s = \frac{1}{f_{sw}} = \frac{1}{50 \times 10^3} = 20\mu s \quad (16)$$

Inductance Required Per Phase:

$$L = \frac{V_{ph-peak} \cdot D \cdot T_s}{\Delta I_L} \quad (17)$$

(i) Duty Ratio of Three-Phase Bridgeless PFC Rectifier

The ratio of the duty of the bridgeless PFC rectifier is programmed to change in a sinusoidal way with the input AC waveform. Under the full input voltage of 326.6 V (400 V L-L RMS), the duty ratio decreases to about 0.396, which is an optimum conversion ratio to operate as a boost converter. This has the advantage of low conduction losses and good thermal characteristics over and above producing the required output of 540.7 V with near-unity power factor.

$$D = 1 - \frac{V_{ph-peak}}{V_{DC}} \quad (18)$$

$$D = 1 - \frac{326.60}{540.7} = 1 - 0.6039 \approx 0.396$$

$$L = L_{per_ph} \frac{326.60 \cdot 0.396 \cdot 20 \times 10^{-6}}{0.85} = 3.0431\text{mH} \quad (19)$$

$$L_{leg} = L_{x1} = L_{x2} = \frac{3.0431\text{mH}}{2} \text{ (2 legs per phase)} = 1.52\text{mH} \quad (20)$$

Where

x = A, B, C (for three phases of PFC Rectifier with two legs each)

(j) Design of Capacitance

In order to get low ripple and stable DC-link voltage on the bridgeless interleaved PFC rectifier, a ripple voltage of 2% of the output voltages is required. This gives ideal power factor correction and downstream converter viability.

$$V_{DC} = 540.7V$$

$$\Delta V_{DC} = 2\% \cdot V_{DC} = 0.02 \cdot 540.7 = 10.81V \quad (21)$$

$$I_{DC} = \frac{P_{out}}{V_{DC}} = \frac{5000}{540.7} \approx 9.24A \quad (22)$$

$$I_{phase} = \frac{I_{DC}}{3} = \frac{9.24}{3} \approx 3.08A \quad (23)$$

(k) Output Current Per Leg (2 Legs per Phase)

$$I_{leg} = \frac{I_{phase}}{2} = \frac{3.08}{2} = 1.54A \quad (24)$$

(l) Capacitance per leg for boost PFC rectifier

$$C_{leg} \geq \frac{I_{leg}}{f_{sw} \cdot \Delta V_{DC}} \quad (25)$$

$$C_{leg} \geq \frac{1.54}{50 \times 10^3 \cdot 10.8} \approx \frac{1.54}{540,000} \approx 2.85\mu F$$

$$\text{Therefore, } C_{leg} = C_{x1} = C_{x2} = 2.85\mu F \quad (26)$$

Where,

x = A, B, C (for three phases of PFC Rectifier with two legs each)

A. Multiphase Interleaved SEPIC Converter Components Design

The component values as shown in Table-II are computed in terms of duty cycle, power level, and 20% ripple requirements, and thus there is balanced current sharing and limited output ripple between interleaved legs.

TABLE-II. SPECIFICATIONS OF MULTIPHASE SEPIC CONVERTER

S.No	Design Variables	Values
1	SEPIC DC Input Voltage	540.7V
2	Duty Ratio (D_{SEPIC})	0.597
3	Switching frequency	50KHz
4	Inductance (L_{x1}, L_{x2}), $\rightarrow x = A, B, C$	3mH
5	Capacitance (C_{x1}, C_{x2}), $\rightarrow x = A, B, C$	4.7 μF
6	Output Capacitance(C_{out})	2200 μF
7	Load Resistance (R_L)	128 Ω
8	Output Voltage (V_{out})	800V
9	Output Power (P_{out})	5KW

(a) SEPIC Voltage Gain

$$V_{out} = \frac{D_{SEPIC}}{1-D_{SEPIC}} \cdot V_{in} \quad (\because V_{in} = V_{DC}) \quad (27)$$

$$D_{SEPIC} = \frac{V_{out}}{V_{out} + V_{in}} = \frac{800}{800 + 540.7} = \frac{800}{1340.7} \approx 0.597 \quad (28)$$

(b) Output Load Current:

$$I_{out} = \frac{P_{out}}{V_{out}} = \frac{5000}{800} = 6.25A \quad (29)$$

The current per phase is;

$$I_{phase} = \frac{6.25}{3} = 2.083A \quad (30)$$

The current per interleaved leg is;

$$I_{leg} = \frac{2.083}{2} = 1.0415A \quad (31)$$

(c) Design of SEPIC Inductance:

$$L = \frac{V_{in} \cdot D}{f_{sw} \cdot \Delta I_L} \quad (32)$$

$$\Delta I_L = 0.2 \cdot 6.25 = 1.25A \quad (33)$$

$$L = \frac{540.7 \cdot 0.597}{50 \times 10^3 \cdot 1.25} = 5.1647mH \quad (34) \quad L =$$

$$L_{per\ phase} = \frac{L_{per\ leg}}{2} = \frac{5.1647 \times 10^{-3}}{2} = 2.582mH \quad (35)$$

Assuming 20% ripple for inductance design and the interleaved SEPIC converter inductance value of 2.58mH/per leg has been selected to provide low ripple current in light of high-voltage, high-power applications and enhanced thermal and EMI needs.

(d) Design of SEPIC Capacitance

$$C_{leg} = \frac{I_{out} \cdot D_{SEPIC}}{f_{sw} \cdot \Delta V} \quad (36)$$

$$\Delta V = 0.02 \cdot 800 = 16V \quad (37)$$

$$C_{leg} = \frac{6.25 \cdot 0.597}{50 \times 10^3 \cdot 16} = 4.664\mu F \approx 4.7\mu F \quad (38)$$

$$C_{per\ phase} = 2 \times C_{leg} = 2 \times 4.664 = 9.328\mu F \quad (39)$$

(e) Output Capacitance Calculation

$$C_{out} = 2200 \mu F \quad (40)$$

It is desired to reach a high-power operation and good output voltage stability, as well as minimal output voltage ripple which makes the output capacitance of the SEPIC converter to be chosen as 2200 μF . Although the theoretical value of standard ripple-based calculation is lower, higher capacitance has been selected based on transient response, load step handling, and to achieve distributed thermal management under high load conditions. It is a convenient design decision helping to guarantee the reliability and better performance of the system, which converges with the goal of the proposed high-power, better operational stability and an optimized multiphase SEPIC converter architecture.

6. SIMULATION MODELING OF THE MULTIPHASE BRIDGELESS SEPIC CONVERTER

The proposed topology of the converter is designed in Simulink of high-fidelity environment, through discrete time simulation as shown in Fig.4. The AC three-phase input and bridgeless interleaved PFC rectifier and interleaved SEPIC converter are designed in discrete form with the simulator, are shown in Fig.5 and Fig.6, respectively. Intra-phase interleaving is applied on each of the legs of the rectifier, and the control of the rectifier is achieved using PID blocks independent of each other, tuned at a unity power factor, which is almost utilized. Likewise, the SEPIC stage takes phase-shifted PWM and individual PID voltage control per interleaved leg.




Fig.4. Simulation Setup of Multiphase Bridgeless SEPIC Converter

The generation of the gate pulses is based on 120 phase-shifted carrier-based generation of PWM signals, which have to be applied individually to each phase. Interleaving provides implied thermal balancing, and hence, no explicit thermal process modeling is present during simulation.

The THD of the input and output voltage regulation, phase currents, and power factor are monitored during nominal-load steady-state operation using key measurement blocks. The efficacy of the proposed structure in minimizing the thermal bottleneck conditions and subsequent improvement of power quality was conclusively evidenced in the quantitative nature of the monitored outputs during the simulation process.




Fig.5. Intra-Phase Interleaved PFC Rectifier




Fig.6. Intra-Phase Interleaved SEPIC Converter

The results of the simulation setup, covering various performance parameters such as output voltage regulation, power factor, and total harmonic distortion (THD), are presented in the subsequent section in detail.

7. RESULTS AND DISCUSSION

In order to confirm the operation of the proposed three-phase intra-phase interleaved bridgeless SEPIC converter at high power levels, the converter was simulated in high-fidelity environment in the steady-state regime. The simulation was conducted to confirm that the converter could meet high power factor

correction (PFC), low total harmonic distortion (THD), and increased thermal distribution with no need of using extra cooling.

A 3-phase and 400 V AC 50 Hz input was tested the system, from which the following results were obtained and are shown in the Fig.7(a),7(b), and 7(c). The use of a bridgeless rectifier stage successfully avoided the losses that were due to diode bridge applications and facilitated the enhancement of symmetrical input currents between phases. Intra-phase interleaving was used for each leg of the rectifier and SEPIC stages, to ease peak current stress and more evenly distribute a heat load among all the switching devices.




Fig.7. Three-Phase Bridgeless Intra-Phase Interleaved PFC Rectifier: (a) Input Voltage, (b) Input Current, and (c) Output Voltage Waveforms SEPIC converter stage, working at a duty ratio of 0.597 and switching frequency of 50 kHz, continues to provide a regulated output voltage of about 800 V with a 5kW load as shown in Fig.8(a) and 8(b). It enhanced the

performance of the voltage ripple because of using the interleaved SEPIC legs which lowered the electromagnetic interference (EMI). A PID controller was used to control the PFC and the output voltage in order to maintain the rapid dynamic response and small steady state error.





Fig.8. Multiphase Interleaved SEPIC Converter Waveforms of: (a)Output Voltage, and (b)Output Power




Fig.9. Power Factor at Rectifier

The simulation outcome shows the power factor of almost unity (0.98), and THD of <3% are shown in Fig.9 and Fig.10. respectively, and the DC output voltage under full load is highly stabilized. Due to interleaving, the thermal stress at every phase leg was balanced, which implicitly enabled thermal management. These results confirm the feasibility of the proposed topology

when it comes to high-power systems of applications, including power chargers of electric vehicles and industrial power supplies.




Fig.10. Harmonic Current Spectrum of Input Current

8. CONCLUSIONS

This paper has presented a new three-phase intra-phase interleaved bridgeless single-ended positive-input converter to solve the problems of high-power applications, where better power factor correction, better thermal characteristics, and small size are needed. As the traditional diode bridge is removed and replaced with phase-wise interleaving in the rectifier and SEPIC section, conductive losses are minimized, thermal coupling is improved, and the architecture of controls can be simplified as only PID controllers are used instead. The converter architecture proved to be an optimized solution that has kept pace with the changes of the electric mobility and the industrial DC loads, providing a common denominator power quality and system robustness. Intra-phase interleaving integration is involved in thermal management, which is able to operate the converter under continuous high-power stress with no additional complexity. This paper provides the basis of future research in modular, scalable, high-efficiency power conversion systems. Implementation of additional hardware, digital control strategies, and adaptive thermal sensing to strengthen the reliability of systems and real-time control may be studied further.

Conflict of interest statement

Authors declare that they do not have any conflict of interest.

REFERENCES

- [1] J. Zeng, G. Zhang, S. S. Yu, B. Zhang, and Y. Zhang, "LLC Resonant Converter Topologies and Industrial Applications – A Review," *Chinese Journal of Electrical Engineering*, vol. 6, no. 3, pp. 73–84, Sept. 2020.
- [2] G. Rajendran, C. A. Vaithilingam, N. Mison, K. Naidu, and M. R. Ahmed, "Voltage Oriented Controller Based Vienna Rectifier for Electric Vehicle Charging Stations," *IEEE Access*, vol. 9, pp. 50798–50809, 2021.
- [3] M. Premkumar, U. Subramaniam, H. Haes Alhelou, and P. Siano, "Design and Development of Non-Isolated Modified SEPIC DC-DC Converter Topology for High-Step-Up Applications: Investigation and Hardware Implementation," *Energies*, vol. 13, no. 15, art. 3960, 2020.
- [4] P. K. Maroti, S. Padmanaban, J. B. Holm-Nielsen, M. S. Bhaskar, M. Meraj, and A. Iqbal, "A New Structure of High Voltage Gain SEPIC Converter for Renewable Energy Applications," *IEEE Access*, vol. 7, pp. 89857–89868, Jun. 2019.
- [5] B. Singh and R. Kushwaha, "A PFC Based EV Battery Charger Using a Bridgeless Isolated SEPIC Converter," *IEEE Trans. Ind. Appl.*, vol. 56, no. 1, pp. 477–487, Jan./Feb. 2020.
- [6] R. Mayer, M. Berrehil El Kattel, and S. V. G. Oliveira, "Multiphase Interleaved Bidirectional DC/DC Converter with Coupled Inductor for Electrified-Vehicle Applications," *IEEE Trans. Power Electron.*, vol. 36, early 2021.
- [7] A. K. Singh, A. K. Mishra, K. K. Gupta, and T. Kim, "Comprehensive Review of Non-Isolated Bridgeless Power Factor Converter Topologies," *IET Circuits, Devices & Systems*, vol. 15, no. 3, pp. 197–208, Mar. 2021.
- [8] E. H. Ismail, "Bridgeless SEPIC Rectifier with Unity Power Factor and Reduced Conduction Losses," *IEEE Trans. Ind. Electron.*, vol. 56, no. 4, pp. 1147–1157, Apr. 2009.
- [9] J.-S. Kim, S.-H. Lee, W.-J. Cha, and B.-H. Kwon, "High-Efficiency Bridgeless Three-Level Power Factor Correction Rectifier," *IEEE Trans. Ind. Electron.*, vol. 64, no. 2, pp. 1130–1136, Feb. 2017.
- [10] J. Wang, Z. Song, X. Cui, Z. Liu, and X. Wu, "Modified SEPIC DC-DC Converter with Wide Step-up/Step-down Range for Fuel Cell Vehicles," *IEEE Trans. Power Electron.*, Jan. 2024.
- [11] J. Günther, E. Reichensdörfer, P. M. Pilarski, and K. Diepold, "Interpretable PID parameter tuning for control engineering using general dynamic neural networks: An extensive comparison," *PLoS ONE*, vol. 15, no. 12, art. e0243320, Dec. 2020.
- [12] A. G. S. Sánchez, J. Soto-Vega, E. Tlelo-Cuautle, and M. A. Rodríguez-Licea, "Fractional-Order Approximation of PID Controller for Buck-Boost Converters," *Micromachines*, vol. 12, no. 6, art. 591, May 2021.
- [13] A. K. Mishra and B. Singh, "High Gain Single-Ended Primary Inductor Converter with Ripple-Free Input Current for Solar-Powered Water Pumping System Utilizing Cost-Effective Maximum Power Point Tracking Technique," *IEEE Trans. Ind. Appl.*, vol. 55, no. 6, pp. 6332–6343, Nov. 2019.
- [14] T. Zeng, Z. Wu, and L. He, "A new interleaved high step-up soft switching converter for renewable energy applications," *IEEE Access*, vol. 7, pp. 93580–93593, 2019.
- [15] J. P. Lee, H. Cha, D. Shin, K. J. Lee, D. W. Yoo, and J. Y. Yoo, "Analysis and Design of Coupled Inductors for Two-Phase Interleaved DC-DC Converters," *Journal of Power Electronics*, vol. 13, no. 3, pp. 339–348, May 2013.
- [16] J. R. Ortiz-Castrillón, G. E. Mejía-Ruiz, N. Muñoz-Galeano, J. M. López-Lezama, and S. D. Saldarriaga-Zuluaga, "PFC Single-Phase AC/DC Boost Converters: Bridge, Semi-Bridgeless, and Bridgeless Topologies," *Applied Sciences*, vol. 11, no. 16, art. 7651, Aug. 2021.
- [17] A. Bouafassa, L. M. Fernández-Ramírez, and B. Babes, "Power quality improvements of arc welding power supplies by modified bridgeless SEPIC PFC converter," *Journal of Power Electronics*, vol. 20, no. 6, pp. 1445–1455, Sep. 2020.
- [18] M. Mahdavi and H. Farzanehfard, "Bridgeless SEPIC PFC Rectifier with Reduced Components and Conduction Losses," *IEEE Trans. Ind. Electron.*, vol. 58, no. 9, pp. 4153–4160, Sep. 2011.
- [19] A. K. Singh, A. K. Mishra, K. K. Gupta, and T. Kim, "Comprehensive review of non-isolated bridgeless power factor converter topologies," *IET Circuits, Devices & Systems*, vol. 15, no. 3, pp. 197–208, Mar. 2021.
- [20] T.-R. Granados-Luna, I. Araujo-Vargas, A. J. Forsyth, K. Cano-Pulido, P.-E. Velazquez-Elizondo, I. Cervantes, F. Gomez-Olguin, and A. Villarruel-Parra, "Two-Phase, Dual Interleaved Buck-Boost DC-DC Converter for Automotive Applications," *IEEE Trans. Ind. Appl.*, vol. 56, no. 1, pp. 390–402, Jan. 2020.
- [21] T. Azib, C. Marchand, T. Toufik, and C. Coquery, "Design of interleaved power converters under volume, efficiency and thermal constraints," in *Proc. 2019 IEEE Vehicle Power and Propulsion Conference (VPPC)*, Shanghai, China, Oct. 2019, pp. 1–6.
- [22] S.-Y. Lee, A. G. Pfaelzer, and J. D. van Wyk, "Thermal analysis for a coupled inductor for 4-channel interleaved automotive bi-directional DC/DC converter," in *Proc. IEEE Power Electronics Specialists Conference (PESC)*, vol. 4, no. 42-V/14-V system, pp. 2330–2336, Nov. 2004.
- [23] J. Han, P. Wang, and X. Yang, "Tuning of PID controller based on fruit fly optimization algorithm," in *Proc. 2012 IEEE International Conference on Mechatronics and Automation (ICMA)*, Chengdu, China, Aug. 2012, pp. 409–413.
- [24] S. Cuoghi, R. Mandrioli, L. Ntogramatzidis, and G. Grandi, "Multileg interleaved buck converter for EV charging: discrete-time model and direct control design," *Energies*, vol. 13, art. 466, Jan. 2020.