Design & Simulation of 3-Phase, 27-Level Inverter with Reverse Voltage Topology

Jayasree. M1 | M. V. Durga Rao. S2

1PG Scholar, Department of EEE, Ramachandra College of Engineering and Technology, JNTUK, A.P
2Assistant Professor, Department of EEE, Ramachandra College of Engineering and Technology, JNTUK, A.P

ABSTRACT

Multilevel inverters have been widely accepted for high-power high-voltage applications. Their performance is highly superior to that of conventional Seven-level inverters due to reduced harmonic distortion, lower electromagnetic interference, and higher dc link voltages. In this paper, a new topology with a reversing-voltage component is proposed to improve the multilevel performance. This topology requires fewer components compared to existing inverters (particularly in higher levels) and requires fewer carrier signals and gate drives. Therefore, the complexity is greatly reduced particularly for higher output voltage levels. The Proposed 27-level inverter is modeled and simulated in Matlab 2012b using Simulink and Sim Power Systems set tool boxes

KEYWORDS: Multilevel inverter, power electronics, SPWM, topology.

Copyright © 2016 International Journal for Modern Trends in Science and Technology
All rights reserved.

I. INTRODUCTION

Advancement in the research of Power electronic inverters is still increasing with the rapid demands in electrical systems. The emergence of multilevel inverters has been in increase since the last decade. These new types of converters are suitable for high voltage and high power application due to their ability to synthesize waveforms with better harmonic spectrum [12].

Multilevel converters are mainly utilized to synthesis a desired single- or three-phase voltage waveform. Another important feature of multilevel converters is that the semiconductors are wired in a series-type connection, which allows operation at higher voltages. However, the series connection is typically made with clamping diodes, which eliminates overvoltage concerns. One clear disadvantage of multilevel power conversion is the higher number of semiconductor switches required. It should be pointed out that lower voltage rated switches can be used in the multilevel converter.

Another disadvantage of multilevel power converters is that the small voltage steps are typically produced by isolated voltage sources or a bank of series capacitors. Isolated voltage sources may not always be readily available, and series capacitors require voltage balancing [2]. To some extent, the voltage balancing can be addressed by using redundant switching states, which exist due to the high number of semiconductor devices. However, for a complete solution to the voltage-balancing problem, another multilevel converter may be required [3].

Nowadays, there exist three commercial topologies of multilevel voltage-source inverters: neutral point clamped (NPC), cascaded H-bridge (CHB), and flying capacitors (FCs)[4]. Some applications for the new converters include industrial drives, flexible ac transmission systems (FACTS), and vehicle propulsion[13],[14]. One area where multilevel converters are particularly suitable is that of renewable photovoltaic energy that efficiency and power quality are of great concerns for the researchers[15].

For increasing voltage levels the number of switches also will increase in number. Hence the voltage stresses and switching losses will increase and the circuit will become complex. By using the proposed topology number of switches will reduce significantly and hence the efficiency will improve.
This paper presents an overview of a new multilevel inverter topology named reversing voltage (RV). This topology requires less number of components compared to conventional topologies. It is also more efficient since the inverter has a component which operates the switching power devices at line frequency. Therefore, there is no need for all switches to work in high frequency which leads to simpler and more reliable control of the inverter. This paper describes the general multilevel inverter schematic.

A general method of multilevel modulation phase disposition (PD) SPWM is utilized to drive the inverter and can be extended to any number of voltage levels. Here, in this paper the proposed multilevel scheme extended up to 27-levels. In this work, the asymmetric 27 level inverter is presented. This inverter is designed to avoid the regeneration problem - power flow from the load to the inverter - in some of the power cells. This is achieved by obtaining the firing angles associated with the power cells considering a minimum load voltage THD. The simulation and experimental results of the proposed 27-level inverter topology are also presented. Finally, a power flow analysis is accomplished and simulated results show the feasibility of this approach.

II. PROPOSED 27-LEVEL INVERTER

The power semiconductor switches are combined to produce a high-frequency waveform in positive and negative polarities. However, there is no need to utilize all the switches for generating bipolar levels. This idea has been put into practice by the new topology. This topology is a hybrid multilevel topology which separates the output voltage into two parts. One part is named level generation part and is responsible for level generating in positive polarity. This part requires high-frequency switches to generate the required levels. The switches in this part should have high-switching-frequency capability.

The other part is called polarity generation part and is responsible for generating the polarity of the output voltage, which is the low-frequency part operating at line frequency. The topology combines the two parts (high frequency and low frequency) to generate the multilevel voltage output. In order to generate a complete multilevel output, the positive levels are generated by the high-frequency part (level generation), and then, this part is fed to a full-bridge inverter (polarity generation), which will generate the required polarity for the output. This will eliminate many of the semiconductor switches which were responsible to generate the output voltage levels in positive and negative polarities.

The RV topology in seven levels is shown in Fig. 1. As can be seen, it requires ten switches and three isolated sources. The principal idea of this topology as a multi level inverter is that the left stage in Fig. 1 generates the required output levels (without polarity) and the right circuit (full-bridge converter) decides about the polarity of the output voltage. This part, which is named polarity generation, transfers the required output level to the output with the same direction or opposite direction according to the required output polarity. It reverses the voltage direction when the voltage polarity requires to be changed for negative polarity. It can also be applied for three-phase applications with the same principle. This topology uses isolated dc supplies. Multi level positive voltage is fed to the full-bridge converter to generate its polarity. Then, each full bridge converter will drive the primary of a transformer. The secondary of the transformer is delta (Δ) connected and can be connected to a three-phase system.

Fig. 1. Schematic of seven level inverter in single phase

Fig. 2. Three phase RV multilevel topology
This topology requires fewer components in comparison to conventional inverters. Another advantage of the topology is that it just requires half of the conventional carriers for SPWM controller. SPWM for seven-level conventional converters consists of six carriers, but in this topology, three carriers are sufficient. The reason is that, according to Fig. 1, the multilevel converter works only in positive polarity and does not generate negative polarities. Therefore, it implements the multilevel inverter with a reduced number of carriers, which is a great achievement for inverter control. It is also comparable to single-carrier modulation, while this topology requires the same number of signals for PWM. However, this topology needs one modulation signal which is easier to generate as opposed to the single-carrier modulation method which needs several modulation signals [16]. Another disadvantage of this topology is that all switches should be selected from fast switches, while the proposed topology does not need fast switches for the polarity generation part.

A. Switching Sequences:
In order to avoid unwanted voltage levels during switching cycles, the switching modes should be selected so that the switching transitions become minimal during each mode transfer. This will also help to decrease switching power dissipation.

![Inverter Type Comparison](image)

<table>
<thead>
<tr>
<th>INVERTER TYPE</th>
<th>NPC</th>
<th>FLYING CAPACITOR</th>
<th>CASCADE D</th>
<th>RV</th>
</tr>
</thead>
<tbody>
<tr>
<td>Main switches</td>
<td>6(N-1)</td>
<td>6(N-1)</td>
<td>6(N-1)</td>
<td>3(N-1)+4</td>
</tr>
<tr>
<td>Main diodes</td>
<td>6(N-1)</td>
<td>6(N-1)</td>
<td>6(N-1)</td>
<td>3(N-1)+4</td>
</tr>
<tr>
<td>Clamping diodes</td>
<td>3(N-1)</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Dcbus capacitors/isolated supplies</td>
<td>(N-1)</td>
<td>(N-1)</td>
<td>3(N-1)/2</td>
<td>(N-1)/2</td>
</tr>
<tr>
<td>Flying capacitors</td>
<td>0</td>
<td>3/2(N-1)(N-2)</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Total numbers</td>
<td>(N-1)</td>
<td>(N-1)+20</td>
<td>27/2(N-1)</td>
<td>(13N+35)/2</td>
</tr>
</tbody>
</table>

Number of Components for 3-Phase Inverter

<table>
<thead>
<tr>
<th>TABLE 1. SWITCHING PATTERN FOR 27 LEVEL, 3-PHASE INVERTER</th>
</tr>
</thead>
<tbody>
<tr>
<td>Level</td>
</tr>
<tr>
<td>-------</td>
</tr>
<tr>
<td>0</td>
</tr>
<tr>
<td>1</td>
</tr>
<tr>
<td>2</td>
</tr>
<tr>
<td>3</td>
</tr>
<tr>
<td>4</td>
</tr>
<tr>
<td>5</td>
</tr>
<tr>
<td>6</td>
</tr>
<tr>
<td>7</td>
</tr>
<tr>
<td>8</td>
</tr>
<tr>
<td>9</td>
</tr>
<tr>
<td>10</td>
</tr>
<tr>
<td>11</td>
</tr>
<tr>
<td>12</td>
</tr>
<tr>
<td>13</td>
</tr>
</tbody>
</table>

In order to produce 27-levels by Sinusoidal Pulse Width Modulation (SPWM), three saw-tooth waveforms for carrier and a sinusoidal reference signal for modulator are required as shown in Fig. 3.

![Fig. 3.SPWM carrier and modulator for proposed 27-level inverter](image)

III. MATLAB Based Simulation and Results

A. MATLAB based simulation:
Fig.4. shows the complete MATLAB based simulation masked diagram of the proposed 27-level, 3-phase inverter.

![Fig.4.MATLAB based simulation masked diagram of the proposed 27-level, 3-phase inverter](image)

Fig.5. shows the input DC voltage source to the proposed 27-level, 3-phase inverter.

![Fig.5. Input DC voltage source to the proposed 27-level, 3-phase inverter](image)
Fig. 6. shows power electronic based bridge circuit of the proposed 27-level, 3-phase inverter

Fig. 7. shows the gate controlled pulse to the proposed 27-level, 3-phase inverter

Fig. 8. shows the inversion of DC to 3-phase MATLAB based simulation diagram.

Simulation parameters for the proposed 27-level, 3-phase inverter is given by in the Table. 1

B. Simulation Results:

Fig. 9. shows the 3-phase, 27-level output voltage waveform from the proposed inverter.

Fig. 10. shows the THD calculation of proposed 3-phase, 27-level inverter using powergui FFT Analysis tool.

Fig. 11. shows the 3-phase voltage and 3-phase current waveform from the proposed inverter.

IV. CONCLUSION

An efficient 3-phase, 27-level inverter is presented in the paper. The resultant simulation graphs show the accuracy of the proposed inverter. High performance switches are adopted to reduce the conduction losses and improve the efficiency. In the mentioned topology, the switching operation
is separated into high- and low-frequency parts. This will add up to the efficiency of the converter as well as reducing the size and cost of the final prototype. Experimental results that confirm the feasibility of the proposed 3-phase, 27-level inverter. Finally, MATLAB based simulink results shown the THD value at reasonable level.

REFERENCES


